MC4-6 E級増幅器によるEER送信機の応答を高速化するアーキテクチャ |
◎末次 正,空閑祥太郎(福岡大学),魏 秀欽(長崎大学) |
This paper presents a novel architecture of the envelope elimination and restoration (EER) transmitter with the class-E amplifier. A design example is also given along with the PSpice-simulation results. In the proposed architecture, a MOSFET is added and connected to the dc-feed inductance of the class-E amplifier in parallel, basing on the conventional Envelope Pulse Width Modulation (EPWM)-EER architecture. Therefore, it is possible to obtain no transient-attenuation performance and fast rising-time response by applying the proposed architecture |